			Docket Number (Optional) BUR920010167US1			Application Number 09/683, 733				
	INFO	RMATION DISCLOSURE		Applicant(s) Aday et al.						
(Use several steels it necessary)					Filing Date 02/07/02			Group Art Unit		
		FEB 2 3 20°	2 2							
	US. PATENT DOCUMENTS									
*EXAMINER INITIAL	REF	DOCUMENT MARFRADEM	DATE		NAME		CLASS SUBCLASS FILING DAT			
April	<b>.</b>	US20010023418A1	09/2001	Suzuki	et al.		705	400		
SAM	•	US 6,249,776 B1	06/2001	Bajuk e	t al.		705 400		-	
Dell	<b>.</b>	5,960,417	09/1999	Pan et a	d.		705	400		
							-11/1	002 ontar 2100		
,						DE	JEIV	007		
•						W.	18 0 8 1	2100		
						- chr	010 d.A. Co			
-						Jeoin				
		<u> </u>	<u> </u>	FOREIG	N PATENT DOCL	JMENTS				
	REF	DOCUMENT NUMBER DATE			COUNTRY CLASS			SUBCLASS	Trans	lation NO
				<b></b>	,,				16.5	
					<del></del>					
				<u> </u>						
				<del> </del> -						
	L		1	OTHER	DOCUMENTS	(Including A	uthor Title	Date, Pertinent Po	ges, Etc.)	
	$\overline{}$	P. K. Nag, W. Maly, and Semiconductor Manufac	H. J. Jacobs, "							
ØM.	W	Semiconductor Manufac	turing, vol. 10, f	10. 2, pp. 1	.30 - 400, May 1	,,,,	-			
R. Ross, J. Bailey, N. Atchison, and M. Effron, "A Comprehensive Sequential Yield Analysis Methodology and the Financial Payback for Higher Yields," 1999 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 80-86, 1999.										
	Payback for Higher Fleids," 1999 IEEE/SEWH Advanced Sellintonductor Manufacturing Conference, pp. 60-05, 1999.									
EXAMINER TO STATE CONSIDERED AND CON										
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 1909; Draw line through citation if not in conformance and										
not considered. Include copy of this form with next communication to applicant.										

	OIPE	Docket Number (Optional) BUR920010167US1	Application Number 09/683, 733							
INF	ORMATION DISCLOSURE CITATION OF	Applicant(s)								
	(Use several sheets if necessary)  FEB 2 5 2002	Aday et al.	Group Art Unit							
	\3, \6	02/07/02	01940							
*EXAMINER INITIAL	OTHER DOCUMENTS & (Including State)									
	C. A. Moritz, D. Yeung, and A. Agarwal, "SimpleFi IEEE Transactions on Parallel and Distributed Syst		esign Trade-Offs in Raw Architectures," ulv 2001							
SAL										
$\bigcap \Lambda_{II}$	G. A. Allan and A. J. Walton, "Fast Yield Predictio Conference, Session 8: Yield & Testing, pp. 279-28'	G. A. Allan and A. J. Walton, "Fast Yield Prediction for Accurate Costing of ICs," 1996 Innovative Systems in Silicon Conference, Session 8: Yield & Testing, pp. 279-287, 1996.								
SAM		Constituting occurred to the territory of the territory occurred to th								
QM/A	nTool Solutions, http://www.ntool.com/ntool/Solution	ons/Cps/Ndiesizer/Ndiesizer.html,	printed October 8, 2001.							
SANO	1									
MAL	"UMC UNVEILS CHIPSIZER: Online Tool Estima http://www.umc.com/english/news/20001030.asp, O	ates Die Size and Silicon Cost,"								
SAM	http://www.coms-s-g	nttp://www.umc.com/engiism/news/20001030.asp, October 30, 2000.								
~	"UMC Chipsizer" http://eproject.umc.com/dse/, pri	inted October 8, 2001.								
DELLE !		Unic Culpsuct attention of contract of the con								
CHALL	D. N. Maynard, R. J. Rosner, M. L. Kerbaugh, R. A Optimization in a Multi-Technology Multi-Part-Nu	D. N. Maynard, R. J. Rosner, M. L. Kerbaugh, R. A. Hamilton, J. R. Bentlage, and C. A. Boye, "Wafer Line Productivity Optimization in a Multi-Technology Multi-Part-Number Fabricator," 1998 IEEE/SEMI Advanced Semiconductor								
STAVO	Manufacturing Conference, pp. 34-42, 1998.	Manufacturing Conference, pp. 34-42, 1996.								
		RECEIVED  MAR 0 8 2002  MAR 0 8 2002  Technology Center 2100								
		SECE	14							
		hr was c	18 5005							
		Mir.	" Center E.							
		Technolo,	31							
	<u> </u>									
		•	1							
·										
·										
	i									
·		·								
EXAMINER	Freday Jelson	DATE COXSIDERED June 8, 6	2016							
	nitial if citation considered, whether or not citation is in conforman	77 /								